Research in the CAD and Synthesis area is focused on optimization for energy-efficient VLSI circuits, design for testability, on-chip communication fabrics, dynamic power management, adaptive circuit design, interactions between physical design and system-level design, heuristics for large scale combinatorial optimization.
Faculty: Gwan Choi, Jiang Hu, Sunil Khatri, Weiping Shi